

LV-PECL COMPATIBLE HIGH FREQUENCY VCXO IN LCC PACKAGE - VC75P2 Series


FEATURES

- RoHS Compliant (Pb-Free), Wide Frequency Range
- Very Low Phase Jitter (2 ps at 622.08MHz) with New Generation PLL Design
- Leadless Chip Carrier Ultra Small Package with Industry de facto Standard Footprint
- Frequency Pulling Range, APR = ± 50 ppm

SPECIFICATIONS

Frequency Range	120 MHz to 800 MHz
Input Voltage (Vcc)	B = +3.3 VDC $\pm 5\%$
Input Current	100 mA Maximum
Control Voltage (Vc)	+1.65V ± 1.5 V
Storage Temperature	-55°C to 125°C
Frequency Stability / APR (Min)	A = ± 50 / ± 50 ppm
Temperature Range	A = 0°C to 70°C; B = -40°C to 85°C
Standard Stability / Pullability	AA = ± 50 ppm / 0°C to 70°C, Absolute pull range (APR): ± 50 ppm Minimum
Duty Cycle	1 = Tristate 60/40% symmetry; 3 = Tristate 55/45% symmetry
Output Load	50 Ohms to Vcc - 2.0V or Thevenin equivalent, Bias required
Logic "1" / Logic "0" Level	Vcc - 1.025V Minimum / Vcc - 1.620V Maximum
Rise/Fall Time (Tr/Tf)	1 ns Maximum at 20% to 80% Vp-p
Start-up time	5 ms Maximum
Integrated Phase Jitter (RMS)	2 ps Maximum for fj = 12KHz to 20MHz, at 622.08MHz
Modulation Bandwidth	12 kHz Minimum at -3 dB
Linearity / Slope	$\pm 20\%$ Maximum of best straight line fit / Positive
Input Impedance	50 kOhms Minimum, fm < 10KHz
Setability at Fnom, 25°C	+1.65V ± 0.4 V for 3.3V part
Tristate Function	Input (Pin#2) High (2.2V Min) or open: Output (Pin#4, #5) active Input (Pin#2) Low (0.4V Max): Output disabled in high impedance
Enable/Disable Time	100 ns Maximum

Creating a Part Number



OUTLINE DRAWING

